footprints/Package_LGA.pretty/VFLGA-4_2.0x1.6mm.kicad_mod
2025-03-24 15:22:12 +02:00

36 lines
1.8 KiB
Plaintext

(module VFLGA-4_2.0x1.6mm (layer F.Cu) (tedit 5BB6FDFF)
(solder_mask_margin 0.025)
(solder_paste_margin -0.025)
(attr smd)
(fp_text reference REF** (at 0 -1.7) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value VFLGA-4_2.0x1.6mm (at 0 1.3) (layer F.Fab)
(effects (font (size 0.25 0.25) (thickness 0.0625)))
)
(fp_line (start -1 -0.8) (end 1 -0.8) (layer F.Fab) (width 0.12))
(fp_line (start 1 -0.8) (end 1 0.8) (layer F.Fab) (width 0.12))
(fp_line (start 1 0.8) (end -1 0.8) (layer F.Fab) (width 0.12))
(fp_line (start -1 0.8) (end -1 -0.8) (layer F.Fab) (width 0.12))
(fp_line (start -1.2 -1) (end -1.2 -0.4) (layer F.SilkS) (width 0.15))
(fp_line (start -1.2 -1) (end -0.6 -1) (layer F.SilkS) (width 0.15))
(fp_line (start -1.2 0.4) (end -1.2 1) (layer F.SilkS) (width 0.15))
(fp_line (start -1.2 1) (end -0.6 1) (layer F.SilkS) (width 0.15))
(fp_line (start 0.6 -1) (end 1.2 -1) (layer F.SilkS) (width 0.15))
(fp_line (start 1.2 -1) (end 1.2 -0.4) (layer F.SilkS) (width 0.15))
(fp_line (start 1.2 0.4) (end 1.2 1) (layer F.SilkS) (width 0.15))
(fp_line (start 1.2 1) (end 0.6 1) (layer F.SilkS) (width 0.15))
(fp_circle (center -1.1 1.3) (end -1.2 1.3) (layer F.SilkS) (width 0.15))
(pad 1 smd custom (at -0.725 0.475) (size 0.24 0.7) (layers F.Cu F.Paste F.Mask)
(zone_connect 0)
(options (clearance outline) (anchor rect))
(primitives
(gr_poly (pts
(xy 0.25 -0.35) (xy 0.25 0.35) (xy -0.12 0.35) (xy -0.25 0.22) (xy -0.25 -0.35)
) (width 0))
))
(pad 2 smd rect (at 0.775 0.475) (size 0.4 0.7) (layers F.Cu F.Paste F.Mask))
(pad 3 smd rect (at 0.775 -0.475) (size 0.4 0.7) (layers F.Cu F.Paste F.Mask))
(pad 4 smd rect (at -0.775 -0.475) (size 0.4 0.7) (layers F.Cu F.Paste F.Mask))
)