OpenCascade/occt
1
0
Fork 0
mirror of https://git.dev.opencascade.org/repos/occt.git synced 2025-04-05 18:16:23 +03:00
Code Packages Releases Activity

0031483: Configuration - __asm keyword not supported on ARM within Windows target

Browse Source 
_M_IX86 is now checked before using _asm fot TBB workaround.
This commit is contained in:
kgv 2020-04-02 15:38:46 +03:00 committed by bugmaster
parent 3f7e5e99d5
commit 247ecf1b16
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/Standard/Standard.cxx
View File

@ -101,14 +101,14 @@ Standard_MMgrFactory::Standard_MMgrFactory()
aVar = getenv ("MMGT_OPT"); aVar = getenv ("MMGT_OPT");
Standard_Integer anAllocId = (aVar ? atoi (aVar): OCCT_MMGT_OPT_DEFAULT); Standard_Integer anAllocId = (aVar ? atoi (aVar): OCCT_MMGT_OPT_DEFAULT);
#if defined(_WIN32) && !defined(_WIN64) && !defined(__MINGW32__) #if defined(HAVE_TBB) && defined(_M_IX86)
static const DWORD _SSE2_FEATURE_BIT(0x04000000);
if (anAllocId == 2) if (anAllocId == 2)
{ {
// CR25396: Check if SSE2 instructions are supported, if not then use MMgrRaw // CR25396: Check if SSE2 instructions are supported on 32-bit x86 processor on Windows platform,
// instead of MMgrTBBalloc. It is to avoid runtime crash when running on a // if not then use MMgrRaw instead of MMgrTBBalloc.
// CPU that supports SSE but does not support SSE2 (some modifications of // It is to avoid runtime crash when running on a CPU
// AMD Sempron). // that supports SSE but does not support SSE2 (some modifications of AMD Sempron).
static const DWORD _SSE2_FEATURE_BIT(0x04000000);
DWORD volatile dwFeature; DWORD volatile dwFeature;
_asm _asm
{ {